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[571 ABSTRACX 
A power distribution system includes a plurality of 
power sources and load transfer units including transis- 
tors and diodes connected in series and leading to a 
common power output, each of the transistors being 
controller switchable subject to voltage levels of the 
respective input and output sides of said transistors, and 
the voltage and current level of said common power 
output. The system is part of an interconnection scheme 
in which all but one of the power sources is connected 
to a single load transfer unit, enabling the survival of at 
least a single power source with the failure of one of the 
3,555,290 1/1971 Ellenneyer ........................... 307/65 
3,657,603 4/1972 Adams .............................. 361/90 X 
3,696,286 10/1972 Ule .................................... 307/66 X 
load transferlmits. 
20 Claims, 4 Drawing Sheets 
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each of the units being isolated with respect to each 
other. 
According to the invention, an electric power distri- 
bution and load transfer system is provided for insuring 
Matter enclosed in heavy brackets [ 3 appeam in the 5 that at least one of several power sources connected to 
0- w*nt but f o m  80 p u t  of this rehue sperifico- corresponding lead transfer units is fault free in the case 
tioa; PAM in ima in&am &e addieom e of a single one of said load transfer units failing. 
DISCLOSURE OF INVENTION by reissue. 
According to the invention, electrical power is sup- 
plied (e+ to a flight computer) through a load transfer 
unit. The load transfer unit in turn is suppiied by sev- 
DESCRIPTION eral, for example four out of a possible five independent 
power sources, each of which is independently capable TECHNICAL FIELD 
The invention herein relates to electric power distri- to the invention, an electric power distri- 
bution and load transfer SYStemS, and more P&iCulalY bution and load transfer system is provided for insuring 
Provide essentially UnintemPtibIe Power to a flight corresponding load transfer units is fault free in the case 
control computer system. 
Each load transfer unit monitors each of the four 
power sources as well as the power output to the flight BACKGROUND ART 
Presently known systems for providing h t m p t i -  control computer. Upon detecting an abnormal voltage 
ble power to flight control computer systems include condition, it automatically switches the computer to 
power supply systems having capacitor banks to store 25 another one of the available power sources. 
energy and to supply power to the flight control com- According to the invention, all but one of several 
puter system during primary power interruptions. power sources are connected to each of several load 
Additionally, flight control computers have in the transfer Units, permitting the survival of at least one 
past utilized diode-isolated multiple power supplies. In power source (the disconnected one) in the even1 that 
at least one of such diode-isolated power supplies, 30 one of said load transfer units is destroyed, possibly 
[dcfle] nickel cadmium batteries were employed for rendering inoperable all of the power sources con- 
energy storage. nected to the destroyed load transfer unit. 
In addition, power supplies employing multicoil BRIEF DESCRIPTION OF THE DRAWING 
transformers for maintaining DC power upon loss of 
one or of the AC primary sources, are also well 35 
known. tem generally; 
H ~ ~ ~ ~ ~ ~ ,  each of thee  systems is hampered by sub- 
stantial disadvantages. For example, capacitor banks for 
power storage typically need to be very large in order 
to provide a reasonably adequate power storage be. 40 employed with the Power distribution system; and 
Moreover, the storage capacity of the capacitor banks 
deteriorates with the failure of individual capacitors of 
the bank. Such failures are difficult to detect. Moreover, 
the capacitors are flammable and can be dangerous. 
In the case of diode-isolated multiple source power 
supplies, a ground fault at the flight control computer 
would simultaneously affect each of the system power 
SOUTUX. Also, a single over-voltage transient can pass 
through the diode source connection and detrimentally 5o 
affect all computers tied to that bus. Additionally, no 
capability exists in such a system to establish power 
source priorities. 
Diode-isolated dual-source supplies featuring batter- 
ies have all the disadvantages of diode isolated multiple 55 
prime-source supplies, and others in addition. For exam- 
ple, such sources are subject to the added difficulty of 
needing to measure the charge state of the [nickle] 
nickel cadmium batteries employed. Beyond this, the 
[nickle] nickel cadmium battery packs are heavy and 60 
require considerable maintenance. Finally, multicoil 
transformer supplies offer no over-voltage protection; 
and, a short circuit in any one of the coils can cause a 
complete loss of power affecting the entire computer 
system. 65 
An object of the invention is to provide an electric 
power distribution and load transfer system, which 
applies any of a plurality of separate power sources, 
ELECI'RIC POWER DISTRIBUTION AND LOAD 
TRANSFER SYSTEM 
The Government has rights in this patent under Con- 10 
tract No. NAS2-11058 awarded by NASA. 
15 of fully powering the computer alone. 
to those that utilize solid-state switching circuitry to that at 1-t one of several power sources connected to 
20 of a single one of said load transfer units failing. 
FIG. 1 is a schematic of the power distribution sys- 
FIG. 2 is a schematic diagram of a load transfer unit 
according to the invention herein; 
is a schematic Of the window 
FIG. 4 is a flowchart indicating a preferred sequence 
of operation. 
45 
BEST MODE FOR CARRYING OUT THE 
INVENTION 
Referring to FIG. 1, a complete power distribution 
system may supply four devices, e.g. independent flight 
control computers 13 through corresponding load 
transfer units 18. According to the invention, this ar- 
rangement is effective for increasing the level of cer- 
tainty that at least one fault-free source is available in 
the event that a particular load transfer unit 18 should 
fail. This can happen for example by a short circuit at 
any of electric power leads or inputs 19 from a primary 
or alternate DC power source 21 or from a battery 
source 22 leading to the load transfer units 18. Such a 
combination of power and battery sources is typical of 
contemporary aircraft systems. 
The input leads 19 from the respective power sources 
21 and battery source 22, are staggered as shown in 
FIG. 1 to enable continued operation of all but one of 
flight control computers 13, if a single one of the load 
transfer units 18 is destroyed, as in battle for example, 
and all of the four input leads 19 to that load transfer 
unit are simultaneously shorted out. 
The power inputs 19 are effective for connecting the 
power sources 21 with the load transfer units according 
to an interconnection scheme in which each of the 
Re. 33,087 
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power sources is connected to all but one of the load the invention herein is an Erie 1202-056 pi-type filter 
transfer units, the omitted one of the load transfer units effective for establishing an attenuation of eight (8) 
18 being different for each of the power sources. As a decibel at ten (10) megahertz. 
consequence of this arrangement, the inadvertent Power is routed in each case through a power transis- 
grounding of all of the inputs or leads 19 to any one of 5 tor 44 and power diode 47 arranged in series, thereby 
the load transfer units 18 can have no impact upon the establishing required redundancy and isolation in the 
single one ofthe power sources 21 not connected to the event of component failure, while concurrently present- 
affected load transfer unit 18. ing a simple configuration of components and a low 
Each load transfer unit 18 as shown in FIG. 2 in- level of intend power dissipation. In one embodiment 
cludes a four-channel, preferably solid-state switching 10 of the invention, a 120 volt, 50 ampere pnp power tran- 
circuit supplying power to a corresponding one of the sistor JANTX2N6379 can be employed. The corre- 
flight control computers 13. Such load transfer Units 18 sponding power diode can for example be a 600 volt, 35 
provide the fast switching speeds necesary to keep the ampere JANTXINllW diode. The diodes 47 are com- 
flight control computers 13 operational and adequately monly connected before the corresponding one of 
powered. Further, the use of the solid-state components 15 power outputs 31, leading power through current sen- 
as indicated hereinafter establishes substantially more sor 55, such as for example a Hall effect current sensor. 
reliable load transfer units 18 than is possible with elec- Information regarding the output voltage and current 
tromechanical components. of the LTU 18 is analog in form, and is converted to 
Each load transfer unit 18, according to a preferred digital form at analog to digital unit 73’ for input to 
embodiment of the invention, has four of a possible five 20 controller 99. A single conductor 56 then carries the 
power inputs 19, each acting independently to provide output power to the associated flight control computer 
a sufficient level of power for effective operation of a 13. 
given flight control computer. An input comparator 66 which is preferably a win- 
The load transfer unit 18 selects which of the inputs dow comparator as shown in greater detail in FIG. 3, 
19 is to power a corresponding flight control computer 25 detects the input voltage levels at the respective power 
13, according to a predetermined priority system. For inputs 19 through detection leads 61. Details of the 
example, the power sources 21 and battery source 22 window comparator 66 and associated circuitry are 
can sequentially be assigned priorities as indicated in shown in FIG. 3. 
FIG. 1 by the numbers adjacent the input power leads Similar detection leads 62 provide output compara- 
19 outside of the LTUs 18. 30 tors 67 with indications of the voltage levels on the 
As shown in FIG. 2. each of the inputs 19 is subject to output side of t r d t o r s  44. The output comparators 67 
detection along one of voltage detection leads 61 for detect abnormal over- and under-voltage conditions 
abnormal voltage conditions including insufficient or regarding the voltage levels on the outputs of transis- 
excessive voltage levels. Upon detection of an abnormal tors 44. 
voltage condition, the load transfer unit 18 automati- 35 This arrangement is effective for monitoring the con- 
cally switches to a lower level of priority input 19. tinued operation of all power sources 21 and 22 within 
Should the original higher priority input 19 subse- MIL-STD-704 voltage limits. Further, this provides 
quently become available at a normal acceptable level information regarding whether all of the transistors 44 
of voltage, the load transfer unit 18 automatically are in proper conductive or non-conductive states, and 
switches back to that input 19 after a short time delay. 40 whether each diode 47 is suitably reverse biased. 
Each load transfer unit 18 additionally has a single Comparators 66 and 67 and the discrete logic ele- 
power output 31, which is monitored for an overstress ments shown in FIG. 3 are used to lighten the computa- 
condition as shown in FIG. 2. This overstress can mani- tional load of controller 99, such as a microprocessor, 
fest itself in either an excessive output voltage or cur- for example one manufactured by Intel under model 
rent. Upon sensing a current overload without a con- 45 number 8022, thereby increasing cycle speed. The con- 
current voltage rise, provided the current overload is of troller 99 is effective for switching transistors 44 on and 
sufficient duration such as for example over five (5) off by signals sent through a suitable buffer 99’ and 
milliseconds, the load transfer unit 18 latches into an current limiting resistors 100. 
off-state under controller 99 direction until all power is The circuit in FIG. 3 shows the arrangement of a 
removed from the unit. The load transfer unit 18 then 50 window comparator for detecting a single one of input 
resets, enabling power operation to be reinitiated at a voltages along one of detection lies 61. High and low 
later point. In the event of a voltage overstress, the load voltage thresholds, respectively VH and VL, are set by 
transfer unit 18 merely switches to a lower priority level selecting appropriate resistances for series resistors 87, 
input power lead 19. 88 and 89. The high side of resistor 87 is for example set 
The switching time of the load transfer Unit 18 is 55 at positive 10 volts DC, thereby establishing the high 
one-half of the hold-up time of a flight control com- voltage threshold VHand the low voltage threshold VL 
puter 13 after loss of power, the total hold-up time being at respectively diminishing fractions of ten volts. Re- 
600 microseconds for a particular known application. spective comparators 9 5  are connected as shown in 
The computer hold-up time is defined as the time inter- FIG. 3. 
val between power interruption and performance deg- 60 FIG. 3 further shows a filter circuit 91 including 
radation of the computer. resistors 93 and 94 and capacitor 95 in parallel with 
Each power or battery source, 21 or 22, is suitably resistor 94, effective for providing a delay to slow cir- 
electrically connected to its corresponding load transfer cuit response to approximately 50 microseconds from a 
unit 18 through a suitable low-pass power filter 41 effec- natural speed of approximately two (2) microseconds. 
tive for suppressing voltage spikes and high frequency 65 Resistor 93 additionally scales down the detected volt- 
oscillations occurring during operation in intense elec- age to an appropriate comparison level. 
tromagnetic interference, electromagnetic pulse or Thus, if the detected voltage provided along lead 61 
lightning environments. A suitable filter according to is within limits and scaled down by resistor 93, for input 
Re. 33,087 
5 6 
to comparators 9 5  on a single LM139A chip for exam- Initially, channel “1” is ramped up through its corre- 
ple (one-hald thereof is shown), and the high and low sponding transistor, since that is the selected channel of 
voltages are applied to the remaining respective inputs highest priority, as indicated in respective blocks 210 
of the comparators 95,  the output voltage from the and211. 
comparator is high. Then a check is made (block 220) whether the LTU 
This level is accordingly applied to the input of ana- output voltage and each of the transistor output volt- 
log-to-digital converter 96, and transferred in modified ages are withim limits. Next, block 230 checks whether 
form to controller 99 for interpretation. the LTU output current is within limits. Finally, a 
The voltage and current levels at power output 31 are check as per block 240 is performed to determine 
proportionately sensed for exact indication levels, along 10 whether the output voltages for all off-transistors are 
respective voltage and current detection leads 73 and actually at zero, or within a prescribed range equivalent 
74, because the initial turn-on voltage is feedback con- to zero. 
trolled in a ramp format and thus increases gradually, Should any of the aforementioned conditions not be 
requiring monitoring during the entire evolution. met, further checks and certain responses are performed 
Accordingly, faults and power-source over-voltages 15 as set forth below. For example, if the output LTU 
with respect to any of flight control computers 13 can voltage or any of the transistor output voltages are 
be anticipated by calculating the rate of output voltage above limits, an LTU fault is recognized by the control- 
and current change. ler 99 and an associated fault code is stored in memory, 
All load transfer unit circUits are initially powered-up as indicated at respective blocks 320 and 420. 
by an internal or external turn-on voltage at input 101, 20 If the LTU output current is above limits, all transis- 
which is subsequently removed. Lead 101 is connected tors 44 are disabled, and an output device fault, such as 
to the anode of a power diode 203. After turn-on, the a fault at the flight control computer 13, is signalled, as 
load transfer unit 18 is powered from the power output suggested by blocks 330 and 430. 
31 along leads 73 and 75 through another power diode If the output voltage for any of the off-transistors is 
206 as shown in FIG. 2. A capacitor 104 or several 25 not zero, then the particular one or ones of transistors 
capacitors in parallel effectively store sufficient charge 44 are turned off and the associated channel number is 
from lead 101 or power output 31 through power diode removed from the priority list, as indicated at block 340. 
206 and resistor 207, to maintain upon discharge Additionally, as block 440 suggests, an associated LTU 
through power diode 210 all functions of the load trans- fault indication is signalled. 
fer unit 18 and controller 99, despite possible interrupts 30 Next, a check is conducted to determine whether the 
and reconfigurations. The combination of resistor 2M on-transistor and channel actually correspond to the 
and diode 210 protects capacitor 104 from too fast a rate power source of highest priority (see block 250). If not, 
of charging, while nonetheless permitting unrestricted the transistor 44 corresponding to the highest priority 
discharge to power the controller 99 and the load trans- source is turned on. As block 350 shows, the presently 
fer unit 18. 35 on source and transistor are turned off. 
Should power to the load transfer unit 18 be lost for In the event that the output LTU current is below 
a period beyond the discharge capacity of the capacitor l i t s ,  or the output voltages are above limits without a 
104, the unit 18 shuts down until it receives another corresponding overcurrent at the output, transistor “n” 
turn-on pulse through input 101. is turned on and the previous ramped-up transistor 
ing resistor 303, for example at 10K ohm, is effective for The information disclosed above may lead individu- 
detecting the voltage level actually supplied to the com- als skilled in the art to conceive of related embodiments 
puter 13. which nonetheless fall within the scope of the invention 
Power transistor 44 effectively blocks voltage surges addressed herein. Accordingly, attention is directed to 
from reaching the flight control computer 13. More- 45 the claims which follow, since these specify the precise 
over, the input voltage detection leads 61 are effective bounds of the invention. 
for timely detection of over-voltages, causing controller We claim: 
99 to disable the affected channel before any damage is 1. A power distribution system, comprising: 
sustained. Should an over-voltage develop in a powered at least two switch means for controlling the applica- 
channel, the load transfer unit 18 deenergizes the tran- 50 tion of power from a plurality of power 
sistor 44 and switches away therefrom. sources[,] to a power outputt; at least two 
FIG. 4 is a flowchart indicating controller 99 opera- current means for preventing reverse power flow 
tion according to a preferred scheme of operation. Once through respective ones of said plurality of switch 
operation is started, as by ramping up a turn-on power means]; and 
level on line 101 (see FIG. 2), a lookup table is estab- 55 processing means for providing control signals to 
lished defining power source and channel priorities (see operate said switch means, effective to switch re- 
block Zoo) and all sensors are checked for correct start- spective ones of said power sources between on 
up status, as indicated at decision block 201. and off states with respect to said power output; 
If any of the input or output voltages with regard to 
any of transistors 44 are out of bounds or not in correct 60 first voltage [detectionl deriving means for [detect- 
on or off status, indicating a failed transistor or diode, ing] deriving first voltage signals dependent on the 
the associated power channel is turned off by disabling levels of first voltages at a first side of correspond- 
the corresponding transistor 44, as suggested at block ing ones of said switch means; 
204 of the flowchart. first comparator means for comparing the [voltages 
detected] first voltage signah derived by said first 
sufficient remaining operable components to permit voltage [detectionl deriving means to selected 
effective operation. If so, operation continues, as dis- upper and lower voltage thresholds and for provid- 
cussed below. ing a signal indication of an abnormal voltage con- 
5 
A wraparound signal lead 149 through current limit- 40 “n- 1” is disabled, as suggested at block 500. 
characterized by: 
Decision block 206 then decides whether there are 65 
Re. 33,087 
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dition to said processing means when any of said 11. The system of claim IO, further characterized by 
fmt [detected voltages are] wltage signals is at a means for detecting the currentflowing through saidpower 
level not within the bounds of said upper and lower outlet downstream of each of said reverse current flow 
voltage thresholds, said processing means respond- preventing means and for generating an auxiliary signal 
ing to said abnormal signal [indicator1 indication 5 indicative of the thus detected current, and by means for 
such that the power sources are selectively supplying said additional signal to said processing means 
switched off with respect to said power output in 12. The system of claim 8, further characterized by 
view of any abnormal voltage conditions. means for detecting the currentflowing through saidpower 
2. The system of claim 1, further characterized by: outlet downstream of each of said reverse current flow 
second voltage [detection1 deriving means for [de- 10 preventing means and for genemting an auxiliary signal 
tecting] deriving second voltage signals dependent on indicative of the thus detected currenr, and by means for 
the levels of voltages at another side of correspond- supplying said additional signal to said pmessing means. 
ing ones of said [plurality of3 switch means; and 13. The system of claim I .  further characterized by 
second comparator means for comparing the [volt- means for derecting the voltage in saidpower outlet andfor 
ages detected] second wltage signahderived by said 15 generating an additional signal indicative of the thus de- 
second voltage [detection] deriving means to at tected wltage, and by means for supplying said additional 
least a lower voltage threshold, and for providing signal to said processing means. 
indications of abnormal voltage conditions to said 14. The system of claim 13, further characterized by 
processing means [,] when any of said second meansfor derating the currentflowing through said power 
[detected voltages] voltage signals is at a level not 20 outlet and for genemting an auxiliary signal indicative of 
above said lower voltage threshold. the thus detected current, and by means for supplying said 
3. The system of claim 2, characterized in that said additional s&naI to said processing means 
deriving means derives said second wltage signals from a IS. The system of claim I ,  further characterized by 
region situated between the respective switch means and means for detecting the currentflowing through saidpower 
said power ourput. 25 outlet and for generating an auxiliary signal indicative of 
4. The system of claim 3. chamcterued by at least two the thus detected current, and by means for supplying said 
reverse current flow preventing means each for preventing additional signal to said processing means. 
reverse power flow through a direrent one of said switch 16. The system of claim I ,  further chamcterized in that 
means, each of said reverse current flow preventing means said pmcessing means includes means for operating said 
being interposed between a direrent one of said regions and 30 switches in acwrdance with a predetermined protocol. 
said power output. I Z The system of claim I ,  characterized in that said 
5. The system of claim 4, frtrther characterized by means switch means, said processing means, said deriving means 
for detecting the &age in said power outlet downstream of and said first comparator means together constitute a load 
each of said reverse current flow preventing means and for transfer unit. and further characterized by at least one 
generating an additional signal indicative of the thus de- 35 additional load transfer unit similar to said load transfer 
tected voltage, and by means for supplying said additional unit and connected to a digerentpower output, each of said 
signal to said processing meam load transfer units being connected to less than all of said 
6. The system of claim 5, further characterized by means power sources 
for detecting the current flowing through said power outlet 18. The system of claim 17, chamcterized in that each of 
downstream of each of said reverse current flow preventing 40 said load transfer units is connected to all but one of said 
means and for genemting an auxiliary signal indicative of power sources, said one power source being different for 
the thus detected current, and by meansfor supplying said each of said transfir units 
additional signal to said processing means 19. A power distribution system interposed between a 
Z The Vstem of claim 4, further chamcterized by means plurality of power sources and a number of power outputs, 
for detecting the current flowing though said power outlet 45 comprising: 
downstream of each of said reverse current flow preventing one load tmnsfer unit for each of said power outputs, 
means and for generating an auxiliary signal indicative of each of said load transfer units including a multitude 
the thus detected current, and by means for supplying said of inputs, R single output, and means for establishing 
additional signal to said pmcessing meam connectigti between only a selected one of said inputs 
and said single output at any given time; 
least two reverse current flow prevenzing means each for first connecting means for connecting said single output 
preventing reverse power flow through a different one of of each of saki load transfer units at all times exclu- 
said switch means sively to one of said p o w  outputs, said one power 
9. The system of claim 8, chamcterized in that each of output being direrent for each of said load transfer 
said reverse current flow preventing means b interposed 55 units. and 
between a different one of said switch means and said second connecting means for individuully connecting 
power output. said inputs of each of said load transfer units to less 
10. The system of claim 8, further characterized by than all of said power sources 
means for detecting the wltage in said power outlet down- 20. The system of claim 19, wherein said second connect- 
s m m  of each of said rewrse current $ow preventing M) ing means connects said inputs of each of said load tmnsfer 
means and for generating an additional signal indicative of units to d l  but one of said power sources. said one power 
the thus detected voltage, and by means for supplying said source being diJ5erent for each of said load transfer units. 
8. The system of claim 1. and further characterized by at 50 
additiond signal to said processing means. * * * * *  
65 
